Electrical and material properties of Cu͑0.02 wt % Ti͒ alloy and pure Cu films deposited on SiO 2 /Si are explored. Current-voltage measurement using metal-oxide-semiconductor ͑MOS͒ capacitor structure reveals low leakage current (10 Ϫ8 A/cm 2 ) for capacitors with as-deposited Cu͑0.02 wt % Ti͒ and pure Cu metal gates. However, after annealing at 700°C in a vacuum, leakage current of MOS capacitors using a pure Cu gate shows a dramatic rise of leakage current at a low electrical field, while the leakage current of capacitors with Cu͑0.02 wt % Ti͒ gate stays at ϳ10 Ϫ7 A/cm 2 . Concurrently, the resistivity of annealed Cu͑0.02 wt % Ti͒ is reduced to 2.5 ⍀ cm, which is only slightly greater than the resistivity of as-sputtered pure Cu films. X-ray photoelectron spectroscopy indicates that a TiO x layer has formed at the Cu(0.02 wt % Ti)/SiO 2 interface after annealing and Auger electron spectrometry depth profiles show less interdiffusion at the Cu(0.02 wt % Ti)/SiO 2 interface than the Cu/SiO 2 interface. The correlation between leakage current reliability and the interfacial reaction upon annealing is discussed.
As the feature size of the ultralarge scale integration ͑ULSI͒ circuits decreases, resistance-capacitance delay of the interconnection becomes a serious factor in determining the overall delay of the circuits. 1 Recently, copper has become the major material of the interconnect metallization because of its low resistivity ͑ϳ1.7 ⍀ cm for bulk͒ and higher electromigration resistance than the conventional Albased interconnects. 2 However, copper has a few major disadvantages for application in ULSI metallizations. First of all, pure copper does not adhere well to SiO 2 -based dielectrics, and it has a high diffusivity in both Si 3 and SiO 2 . 4 Also, copper does not form self-passivating oxide layer in air so that it has a poor oxidation resistance. 5 To avoid these problems, an adhesion layer and diffusion barrier are used between copper and SiO 2 or silicon. Nevertheless, the additional layer may either complicate the processes or increase the overall resistance. An alternative approach is to alloy copper with additive atoms. [5] [6] [7] [8] [9] [10] [11] It has been reported that copper alloying with a refractory metal ͑such as Ti and Cr͒ can improve the adhesion of copper, 8, 9 and alloying with Ti will improve electromigration resistance. 10 In addition, Ti in a Cu-Ti alloy film will segregate to the free surface and form a stable self-passivating TiN x layer after annealing at ϳ550°C in an ammonia ambient. 9, 11 For these points of view, alloying with Ti may be a promising means to improve the characters of Cu interconnect.
However, as a interconnect material, the electrical characteristics of Cu-Ti alloy ͓referred to Cu͑Ti͒ hereafter͔ are considered to be the most critical issue for practical applications. In this work, we have studies the leakage current characteristics of metal-oxide-semiconductor ͑MOS͒ structures made by deposition of Cu͑Ti͒ alloy and pure Cu films on SiO 2 /͗Si͘ substrates ͑͗Si͘ represents the single crystal wafer͒. In contrast to the high Ti contents in Cu͑Ti͒ adopted in the literature studies ͑mostly greater than 10 at %͒, the Ti content in the current work is only 0.02 wt % so that the massive increase of resistivity and formation of Cu-Ti intermetallic compounds may be avoided. Material characterization of the Cu(Ti)/SiO 2 /͗Si͘ and Cu/SiO 2 /͗Si͘ multilayer structures are also performed to find out the correlation between the leakage characteristics and the interfacial reaction.
To address these concerns, Cu and Cu͑Ti͒ films were deposited by magnetron sputtering on ͑100͒ Si wafers covered with 270 nm of thermal SiO 2 . The Cu͑Ti͒ films were co-sputtered from a Cu target ͑99.99% purity͒ and a Ti target ͑99.99% purity͒ with Ar plasma. The thicknesses of Cu and Cu͑Ti͒ are 170 nm and 150 nm, respectively. By using electron probe microanalyzer ͑JEOL 8900R͒, the Ti content in Cu͑Ti͒ is determined to be about 0.02 wt %. After deposition, Cu(Ti)/SiO 2 /͗Si͘ and Cu/SiO 2 /͗Si͘ were annealed at temperature ranging from 500°C to 700°C for 30 min in a vacuum, at a pressure of 2ϫ10 Ϫ5 Torr. Film resistivity was calculated from the sheet resistance measured by a four-point probe and the film thickness measured by a Tencor ␣-step profilometer. Characteristic phases in the samples, before and after annealing, were determined by using -2 x-ray diffraction ͓͑-2 XRD͒, Rigaku D-Max-IV͔ with Cu K␣ radiation. Compositional depth profile analysis was performed by Auger electron spectrometry ͓͑AES͒, VG AES-310D͔ and characteristic chemical bondings at interface were examined with x-ray photoelectron spectroscopy ͓͑XPS͒, VG ESCA 210͔. For MOS capacitor structures, Cu and Cu͑Ti͒ films were used as the gate electrodes. The electrode dots were 500 m in diameter and formed by lift-off process. Current-Voltage (I -V) curves were measured by using HP4140 picoammeter/dc voltage source with the electric field swept from zero to 1 MV/cm. Figure 1 shows the resistivity of Cu and Cu͑Ti͒ films as 12 Also, high defect density and large surface-to-volume ratio of thin films will increase the resistivity. For that reason, the resistivity value for the as-deposited Cu͑Ti͒ is conceivable. After annealing at 500°C-700°C, resistivity values of both systems decrease, but the reduction is more significant for Cu͑Ti͒. The resisitivity of annealed Cu͑Ti͒ is lowered to ϳ2.5 ⍀ cm, which is rather low for Cu alloy films. Lowering of the resistivity may be attributed to two factors: annihilation of defects and segregation ͑or outdiffusion͒ of alloy content. The small drop in resistivity of the pure Cu film suggests that defect annihilation may have a relatively minor effect on the decrease of resisitivity upon annealing. Therefore, the Ti content of the Cu͑Ti͒ film can diminish upon annealing possibly by segregation to the interface ͑or free surface͒. Accordingly, the film resistivity will be considerably lowered. To prove this proposition, interfacial characteristics of the samples are examined as follows.
Regarding the presence of phase͑s͒, -2 XRD reveals diffraction peaks of Cu only for both systems, as deposited and after annealing at 500°C-700°C. No Cu-Ti compound is detected and Cu peaks for both systems are at the same position and have comparable widths. The observation is reasonable since the Ti content ͑only 0.02 wt %͒ is substantially below its solid solubility in Cu ͑which is ϳ0.6 wt % at 500°C. 13 ͒ However, to further investigate the Cu(Ti)/SiO 2 and Cu/SiO 2 interfaces, we have stripped the Cu͑Ti͒ and Cu layers of the as-deposited and 700°C annealed samples by chemical solution ͑mixture of nitric acid, phosphoric acid, and acetic acid͒. The exposed SiO 2 surface was than examined by using XPS ͑Fig. 2͒. No Ti signal was detected at the as-deposited Cu(Ti)/SiO 2 interface ͓Fig. 2͑a͔͒. On the contrary, Ti 2p signals corresponding to TiO 2 bonding was observed at the Cu(Ti)/SiO 2 interface after annealing at 700°C ͓Fig. 2͑b͔͒. Because the Ti:O composition may not be exactly 1:2, the layer is designated as a TiO x layer. As a comparison, no Ti signal was detected at the Cu/SiO 2 interfaces ͓Figs. 2͑c͒ and 2͑d͔͒ of the as-deposited and 700°C annealed Cu/SiO 2 /Si samples.
It is reported that Ti can react with SiO 2 to form a TiO x /Ti 5 Si 3 structure and the reaction is driven by the reduction of overall free energy. 14 Therefore, SiO 2 behaves as a strong sink and Ti additives in Cu͑Ti͒ film will segregate to the interface and form TiO x . A similar result has been observed by Adams et al. 9 They reported that in the Cu(27 at %Ti)/SiO 2 system, Ti segregated to the Cu(Ti)/SiO 2 interface and formed TiO x after annealing at 500°C ͑or above͒ in NH 3 . Our experiment demonstrates that even with a very low content, the Ti additives will migrate to the interface and form TiO x . Observation of TiO x at the Cu(Ti)/SiO 2 interface confirms the proposition that reduction of Cu͑Ti͒ resistivity upon annealing is a result of Ti segregation. A similar mechanism for reduction of resistivity was also observed in Cu͑1 at % Al͒ 5 and ͑Cu 2 at % Mg͒ MgO͒ of the alloying elements were reported to form on the film surfaces and the annealings were carried out in Ar ambient.
The consequence of TiO x formation on the interfacial diffusion is shown by the AES compositional depth profiles of Cu/SiO 2 /͗Si͘ and Cu(Ti)/SiO 2 /͗Si͘ samples after annealing at 700°C ͑Fig. 3͒. The Ti signal can not be detected due to the low Ti content in Cu͑Ti͒ film. One can see that the slopes of Cu and O profiles are more steep for Cu͑Ti͒ system than for the Cu system. Therefore, the formation of TiO x at the Cu͑Ti͒ interface ͓Fig. 2͑b͔͒ has the effect in preventing the Cu-SiO 2 interdiffusion. In other words, the self-formed TiO x layer behaves as a diffusion barrier. Because Cu is applied for interconnect metallization but not for contact metallization, this self-formed TiO x barrier layer does not need to be conductive. To reveal whether the TiO x barrier layer will improve the current leakage character between Cu and SiO 2 , I -V measurement on MOS capacitors were performed. Figure 4 presents the I -V curve of Cu/SiO 2 /͗Si͘ and Cu(Ti)/SiO 2 /͗Si͘ MOS capacitors, before and after annealing at 700°C. The MOS capacitors with as-deposited Cu and Cu͑Ti͒ gates exhibit about the same leakage current (ϳ10 Ϫ8 A/cm 2 ). Nevertheless, at electric field above 0.7 MV/cm 2 , the leakage current of the Cu MOS is larger than Cu͑Ti͒ MOS. In view of that, the as-deposited pure Cu is less resistant to the electrical force than Cu͑Ti͒, and some copper atoms in the pure Cu may be driven into SiO 2 at high electrical field. After annealing at 700°C, MOS capacitors with a Cu gate exhibit a rapid rise in leakage current at a low electrical field, indicating that massive diffusion of Cu into SiO 2 had occurred during annealing. On the contrary, the leakage current of 700°C annealed Cu͑Ti͒ MOS structure increases only by one order of magnitude as compared to the MOS with as-deposited Cu͑Ti͒ gate. The result reflects that the Cu(Ti)/SiO 2 system has a superior reliability to the Cu/SiO 2 system. As revealed by the XPS and AES analyses ͑Fig. 2 and 3͒, low leakage current of Cu͑Ti͒ MOS structure can be attributed to the formation of TiO x at the Cu(Ti)/SiO 2 interface, which inhibits the Cu diffusion into SiO 2 during annealing.
In conclusion, by investigating the electrical and material properties of Cu͑Ti͒ alloy and pure Cu films deposited on SiO 2 /͗Si͘, we have found the formation of a TiO x layer at the Cu(Ti)/SiO 2 interface upon annealing in a vacuum. This layer may serve as a diffusion barrier in preventing Cu diffusion into SiO 2 and significantly improves the electrical reliability. In addition, due to segregation of Ti to the interface and low Ti content ͑only 0.02 wt %͒, the Cu͑Ti͒ layer exhibits an adequately low resistivity ͑2.5 ⍀ cm͒ after annealing. Therefore, Cu͑0.02 wt % Ti͒ can be a suitable metallization material for the ULSI interconnect system. This work was supported by the National Science Council of Taiwan, R.O.C. ͑Contract No. NSC-89-2216-E-006-037͒.
